



ISBN	978-81-929742-5-5
Website	www.icidret.in
Received	14 - February - 2015
Article ID	ICIDRET025

Vol	I
eMail	icidret@asdf.res.in
Accepted	25 - March - 2015
eAID	ICIDRET.2015.025

## Performance Analysis Ofmulti Channel Adc Using Mts Algorithm

R Arun Prasath<sup>1</sup>, P GaneshKumar<sup>2</sup>

<sup>1</sup>Assistant Professor, Department of Electronics and Communication Engineering,  
Anna University Regional Office, Madurai, Tamilnadu, India.

<sup>2</sup>Professor, Department of Electronics and Communication Engineering,  
K.L.N College of Engineering, Sivagangai District, Tamilnadu, India.

**Abstract-** The Proposed system uses a multi-channel low power Digital ramp analog-to-digital converter (ADC). A Metastable-then-set (MTS) algorithm is proposed to eliminate the Metastability problem and its effects on power consumption and performance also have been measured. A prototype ADC was implemented in 0.13-nm CMOS technology and operated under a 1.2 V supply. At a sampling rate of 20 MS/s. The measured total power dissipation of a single channel ADC is 475  $\mu$ W. The proposed flag synchronization technique minimizes the crosstalk among the channel. The VLSI implementation was done using Xilinx and Multisim Simulator.

**KeyWords:**Digital Ramp ADC, low Power, Multi channel, Metastable-then-set (MTS)

### I INTRODUCTION

As advanced CMOS technologies enhance the operational speed of microelectronics, successive approximation register (SAR) analog-to-digital converters (ADCs) have recently become a very popular ADC architecture, having a low power characteristic and utilizing new design techniques [1]–[7]. With this trend, recently reported SAR ADCs cover a wide range of performances (see Fig. 1) from low frequency applications such as wireless sensor networks (Group A) [5] to gigahertz applications including optical communications (Group C) [4]. Most ADC applications today can be divided into four broad market segments: Data Acquisition, Precision Industrial Measurement, Voiceband and Audio, and High Speed ("High Speed" implying sampling rates greater than approximately 10MSPS—although this line of demarcation is somewhat arbitrary. For instance, a 2MSPS sampling rate certainly qualifies as "high speed" for an 18-bit SAR ADC). A very large percentage of these applications can be filled with either the Successive Approximation (SAR), Sigma-Delta ( $\Sigma$ - $\Delta$ ), or Pipelined ADC. A basic understanding of the three most popular ADC architectures is therefore valuable in selecting the proper ADC for a given application.

#### A. Basics Of SARADC

Comparing to other SARADC it seems allowing the lowest-power consumption. This architecture has the advantage to be very simple; it implements the binary search algorithm. Power dissipation scales with the sample rate, unlike flash ADCs that usually have constant power dissipation versus sample rate. This is especially useful in low-power applications. Moreover SAR ADC does not contain an operational amplifier; that are generally power-hungry, it needs just one comparator that consume much less power than operational amplifiers.

SAR ADC has four mains building blocks(Figure 1.1):

- Sample-and-Hold Stage (S/H)
- Digital-to-Analog Converter (DAC)

This paper is prepared exclusively for International Conference on Inter Disciplinary Research in Engineering and Technology [ICIDRET] which is published by ASDF International, Registered in London, United Kingdom. Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage, and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honoured. For all other uses, contact the owner/author(s). Copyright Holder can be reached at copy@asdf.international for distribution.

2015 © Reserved by ASDF.international

**Cite this article as:** R Arun Prasath, P Ganesh Kumar. "Performance Analysis Of multi Channel Adc Using Mts Algorithm." *International Conference on Inter Disciplinary Research in Engineering and Technology* (2015): 163-169. Print.

- Comparator
- Successive Approximation Register (SAR)

The basic functionality of a SAR ADC is very simple (Figure 1.1). The analog input voltage  $V_{IN}$  is sampled by the Track & Hold block.

To implement the binary search algorithm, the N-bit register is first set to mid scale setting the MSB to '1' and all other bits to '0'. This forces the DAC output,  $V_{DAC}$ , to be half of the reference voltage,  $V_{REF}/2$ .  $V_{IN}$  is then compared with  $V_{DAC}$ , if  $V_{IN}$  is greater than  $V_{DAC}$ , the comparator output is logic 1 and the MSB of the N-bit register remains at 1. The basic functionality of a SAR ADC is very simple (Figure 1.1). The analog input voltage  $V_{IN}$  is sampled by the Track & Hold block. To implement the binary search algorithm, the N-bit register is first set to mid scale setting the MSB to '1' and all other bits to '0'. Conversely, if  $V_{IN}$  is less than  $V_{DAC}$  the comparator output is logic 0 and the MSB of the register is cleared to 0. The SAR control logic then moves to the next bit down, forces that bit high, and does another comparison. The sequence continues all the way down to the LSB. Once this is done, the conversion is completed, and the N-bit digital word is available in the register. This forces the DAC output,  $V_{DAC}$ , to be half of the reference voltage,  $V_{REF}/2$ .  $V_{IN}$  is then compared with  $V_{DAC}$ .




Figure 1.1 Simplified N-bit SAR ADC architecture

## B. Theory Of Metastability

Metastability is a problem that occurs in all latching comparators when the input is near the comparator decision point. The problem occurs when the comparator takes more time to switch to a valid output state than is available in the sample interval. Otherwise Metastability in digital systems occurs when two asynchronous signals combine in such a way that their resulting output goes to an indeterminate state.

## II BLOCK DIAGRAM

### A.MTS Algorithm

The self-triggering operation of ASAR ADCs removes the need for a high speed internal clock and speeds up the total conversion. However, when the input to the comparator is very small, the latching operation suffers from metastability and conversion takes an unusually long time. Figure 2.1 (a) depicts a simple block diagram of a typical ASAR ADC with several important waveforms [Figure 2.1(b)]. Except for the first latching command, all the following latching operations are self-conducted by sensing the comparator output with an XOR function. The XOR sets the signal to notify the bit-decision completion when the output is regenerated. The time for the following operations such as digital-to-analog converter (DAC) settling is then defined by a fixed pulse width (flag Ext). After the MSB decision is completed, the MSB-1 bit decision takes place and it takes much longer time than others decisions due to the Metastability ( $V_{DAC} \approx V_{SH}$ ). The remaining LSBs are sequentially decided to be zeros by following the conventional SAR algorithm. In order to guarantee that the conversion is finished in a given time, the metastability problem must be resolved. Unlike other designs that try to conduct all the decision cycles or assign unresolved codes after conversion, the proposed metastable-then-set (MTS) algorithm sets unresolved codes on chip and completes the conversion when metastability is detected. By doing this, the MTS algorithm prevents the metastability from reducing the conversion speed and eliminates unnecessary decision cycles. Figure 2.2 shows the modified block diagram of the ASAR ADC with a metastability detector (MD) for implementation of the MTS algorithm [see Figure 2.2(a)] and its waveforms [see Figure 2.2(b)].  $T_{meta}$  from the ASAR logic rises.

### B. MTS Implementation

In order to validate the MTS algorithm at a prototype level, an MD block was designed with the operational principle with the operational principle shown in Fig.2.3.  $T_{meta}$  with a constant pulse width of  $t_{MTS}$  is replaced by a ramp signal (ramp) for test

**Cite this article as:** R Arun Prasath, P Ganesh Kumar. "Performance Analysis Of multi Channel Adc Using Mts Algorithm." *International Conference on Inter Disciplinary Research in Engineering and Technology* (2015): 163-169. Print.

purposes. The ramp signal rises with latch if the ramp reaches a decision threshold ( $V_{TH\_meta}$ ) before the latching is complete (falling of latch signal), i.e., before the flag appears, then the situation is considered to be metastable and the meta signal turns on. Thus, the time when  $V_{TH\_meta}$  meets is defined as tMTS. The ramp signal is reset when the flag (in normal conversion) or meta (in metastable status) appears. tMTS is a key variable to control and it is adjusted externally by changing the slope of the ramp. By increasing the slope of the ramp under a fixed  $V_{TH}$  reduces and  $\alpha$  increases.




Figure 2.4(a) shows the hardware implementation of the MD explained above. The ramp generator has a simple integrator composed of a current source (I MD) and a capacitor (C MD). At the rising edge of, the integrator begins to charge CMD. Integration finishes either when  $flag = 1$  (decision completion) or when metastability is detected (when node A reaches the logic threshold of the following inverter, inv 1. Here, the logic threshold of inv 1 plays the role of  $V_{TH\_meta}$  in Fig 2.3, and the value is approximately half the supply voltage. When metastability is detected, a latch composed of inv1 and inv2 holds the meta = 1 until the next input is sampled. The amount of IMD is controlled externally to control the slope of the ramp. Figure 2.4 (b) shows the simulation waveforms of the MD in Figure 2.4 (a) for two cases: (upper waveform) without and (lower waveform) with metastability occurrence.

### C. Drawbacks of Existing Method

- 1) Require  $N$  iterations required
- 2) DAC settling and accuracy limit performance
- 3) Only two channels are implemented
- 4) Processing time is high due to more hardware complexity
- 5) Sampling rate is less





Figure 2.2 (a) Modified asynchronous SAR ADC for the MTS algorithm and (b) its timing diagram




Figure 2.3 MTS implementation-based Ramp generation for testability





Figure 2.4(a) Hardware implementation of metastable detector and (b) its simulation result:

### III. PROPOSED MODEL

#### A. Operation of Digital Ramp ADC

Figure 3.1 Also known as the stair step -ramp, or simply counter A/D converter, this is also fairly easy to understand but it is unfortunately suffers from several limitations. The basic idea is to connect the output of a free-running binary counter to the input of a DAC, then compare the analog output of the DAC with the analog input signal to be digitized and use the comparator's output to tell the counter when to stop counting and reset. The following schematic shows the basic idea: As the counter counts up with each clock pulse, the DAC outputs a slightly higher (more positive) voltage. This voltage is compared against the input voltage by the comparator. If the input voltage is greater than the




Figure 3.1 Digital Ramp ADC

Figure 3.2 Digital Ramp ADC wave form

DAC output, the comparator's output will be high and the counter will continue counting normally. Eventually, though, the DAC output will exceed the input voltage, causing the comparator's output to go low. This will cause two things to happen: first, the high-to-low transition of the comparator's output will cause the shift register to "load" whatever binary count is being output by the counter, thus updating the ADC circuit's output; secondly, the counter will receive a low signal on the active-low LOAD input, causing it to reset to 00000000 on the next clock pulse. From the figure (3.2 )The effect of this circuit is to produce a DAC output that ramps up to whatever level the analog input signal is at, output the binary number corresponding to that level, and start over again.

## B. Methodology Used

A Metastable-then-set (MTS) algorithm is proposed to eliminate the Metastability problem in the multi-channel Digital ramp type analog-to-digital converter (ADC). and its effects on power consumption and performance also have been measured. The flag synchronization technique minimizes the crosstalk among the channels. A prototype ADC was implemented in 0.13-nm CMOS technology and operated under a 1.2 V supply. At a sampling rate of 20 MS/s. The measured total power dissipation of a single channel ADC is 475  $\mu$ W.

## IV RESULT AND PARAMETERS MEASUREMENT

### A. Simulation Results




Figure 4.1 Logical Output Waveform for asynchronous SARADC

WITH METASTABILITY

WITHOUT METASTABILITY



## B. Parameters Measured

The proposed VLSI architecture of Digital Ramp ADC was implemented using VHDL.

TABLE I :Parameters Value

Process	CMOS 0.13 $\mu$ m	
Active Area	500 x 1550 $\mu$ m <sup>2</sup>	
Sampling Rate	17.5 MS/ s	
Power consumption ( Single channel )	Analog	66 $\mu$ W @ 1.2 V
	Digital	372 $\mu$ W @ 1.2 V
	DAC Switching	132 $\mu$ W @ 1.2 V
	Total	570 $\mu$ W @ 1.2 V
Effective number of bits	8.3 bits	

## V CONCLUSION

This paper investigates the potential usage of an ASAR ADC for a dual-channel ADC with solutions for metastability and crosstalk. The MTS algorithm not only solves the metastability problem but also shows possible power savings. The flag synchronization technique reduces the crosstalk between two channels and makes it possible to share a common reference for better dynamic performance.

## REFERENCES

- [1] F. Kuttner, "A 1.2 V 10 b 20 MSample/s non-binary successive approximation ADC in 0.13  $\mu$ m CMOS," in IEEE ISSCC Dig. Tech. Papers, 2002, pp. 176– 177.
- [2] S.-W. Chen and R. W. Brodersen, "A 6 b 600 MS/s 5.3 mW asynchronous ADC in 0.13  $\mu$ m CMOS," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp 2669–2680, Dec. 2006.
- [3] Z. Cao, S. Yan, and Y. Li, "A 32mW1.25 GS/s 6 b 2 b/step SAR AD in 0.13  $\mu$ m CMOS," in ISSCC Dig. Techn. Papers, 2008, pp. 542–543.
- [4] P. Schvan, J. Bach, C. Falt, P. Flemke, R. Gibbins, Y. Greshishchev, N. Ben-Hamida, D. Pollex, J. Sitch, S.C. Wang, and J. Wolczanski, "A 24 GS/s 6 b ADC in 90 nm CMOS," in IEEE ISSCC Dig. Tech. Papers Feb. 2008, pp. 544–545.
- [5] N. Verma and A. P. Chandrakasan, "A 25  $\mu$ W 100 kS/s 12 b ADC for wireless micro-sensor applications," in IEEE ISSCC Dig. Tech. Papers 2006, pp. 222–223.
- [6] J. Craninckx and G. V. Plas, "A 65 fJ conversion-step 0-to-50 MSps 0-to-0.7 mW 9 b charge-sharing SAR ADC in 90 nm digital CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 246–247.
- [7] B. P. Ginsburg and A. P. Chandrakasan, "An energy-efficient charge recycling approach for a SAR converter with capacitive DAC," in Proc IEEE ISCAS, 2005, pp. 184–187.
- [8] V. Hariprasath, J. Guerber, S.-H. Lee, and U.-K. Moon, "Merged capacitor switching based SAR ADC with highest switching energy-efficiency," Electron. Lett., vol. 46, no. 9, Apr. 2010.

- [9] Yoo, S., Park, J., Lee, S., and Moon, U.: 'A 2.5-V 10-b 120-MSample/s CMOS pipelined ADC based on merged-capacitor switching', *IEEE Trans. Circuits Syst. II*, 2004, 51, pp. 269–275.
- [10] Chang, Y., Wang, C., and Wang, C.: 'A 8-bit 500-KS/s low power SAR ADC for bio-medical applications'. *IEEE Asian Solid-State Circuits Conf.*, 2007, Jeju, Korea, November 2007, pp. 228–231.
- [11] Chen, Y., Tsukamoto, S., and Kuroda, T.: 'A 9b 100MS/s 1.46 mW SAR ADC in 65 nm CMOS'. *IEEE Asian Solid-State Circuits Conf.*, Taipei, Taiwan, November 2009, pp. 145–148.
- [12] Liu, C., Chang, S., Huang, G., and Lin, Y.: 'A 0.92 mW 10-bit 50-MS/s SAR ADC in 0.13 mm CMOS process'. *Symp.on VLSI Circuits Digest of Technical Papers*, June 2009, pp. 236–237.
- [13] Li Lun ; Liu Dongsheng ; Lei Weila ; Hu Yu ; ZouXuecheng ; Li Dawei,"A low power charge-redistribution SAR ADC with a monotonic switching procedure",12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), 2014, DOI: 10.1109/Publication Year: 2014 , Page(s): 1 - 3.
- [14] Young-DeukJeon ; Jae-Won Nam ; Kwi-Dong Kim ; Tae Moon Roh ; Jong-kee Kwon,"A Dual-Channel Pipelined ADC With Sub-ADC Based on Flash–SAR Architecture",*IEEE Transactions on Circuits and Systems II: Volume:59*, Issue: 11,2012 , Page(s): 741 - 745.
- [15] Guan-Ying Huang ; Soon-Jyh Chang ; Chun-Cheng Liu ; Ying-Zu Lin."A 1- $\mu$ W 10-bit 200-kS/s SAR ADC With a Bypass Window for Biomedical Applications", *Solid-State Circuits, IEEE Journal of* Vol:47, Issue: 11, 2012 , Page(s): 2783- 2795.
- [16] Ying-Zu Lin ; Chun-Cheng Liu ; Guan-Ying Huang ; Ya-Ting Shyu ; Yen-Ting Liu ; Soon-Jyh Chang,"A 9-Bit 150-MS/s Subrange ADC Based on SAR Architecture in 90-nm CMOS",*IEEE Transactions on Volume: Circuits and Systems I*, Vol - 60, Issue: 3, 2013 , Page(s): 570 - 581.
- [17] X. Zou, et. al., "A 1-V 450-nW fully integrated programmable biomedical sensor interface chip," *IEEE J. Solid-State Circuits*, vol. 44, no. 4, pp. 1067-1077, Apr. 2009.
- [18] A. Agnes, et. al., "A 9.4-ENOB 1V 3.8mW 100kS/s SAR ADC with time-domain comparator," in *IEEE ISSCC Dig.Tech. Papers*, 2008.
- [19] S. K. Lee, et. al., "A 21 fJ/conversion-step 100 kS/s 10-bit ADC with a low-noise time-domain comparator for low-power sensor interface," *IEEE J. Solid-State Circuits*, vol. 46, no. 3, pp. 651-659, Mar. 2011.
- [20] Y. Chen, et. al., "Split capacitor DAC mismatch calibration in successive approximation ADC," in *Proc. IEEE CICC*, 2009.
- [21] M. Yoshioka, et. al., "A 10b 50 MS/s 820mW SAR ADC with on-chip digital calibration," in *IEEE ISSCC Dig.Tech. Papers*, 2010.
- [22] S. H. Lee, et. al., "Digital-Domain calibration of multistep analog-to-digital converters," *IEEE J. Solid-State Circuits*, vol. 27, no. 12, pp. 1679-1688, Dec. 1992.
- [23] A. N. Karanicolas, et. al., "A 15-b 1-Msample/s digitally self-calibrated pipeline ADC," *IEEE J. Solid-State Circuits*, vo. 28, no. 12, pp. 1207-1215, Dec. 1993.
- [24] H. S. Lee, et. al., "A self-calibrating 15 bit CMOS A/D converter," *IEEE J. Solid-State Circuits*, vol. sc-19, no. 6, pp. 813-819, Dec. 1984.
- [25] You Kuang Chang, Chao Shiun Wang and ChorngKuang Wang, "A 8- bit 500KS/s Low Power SAR ADC for Biomedical Applications, "Proc. IEEE Asian Solid-State Circuits Conference, IEEE press, Nov.2007, pp.228-231.
- [26] Tong Xingyuan, Chen Jianming, Zhu Zhangming, and Yang Yintang. A high performance 90nm CMOS SAR ADC with hybrid architecture[J]. *Journal of Semiconductors*, Jan 2010,31(1), pp.015002(1)-015002(6).
- [27] X. Jiang, Z. Wang, and F. Chang, "A 2 GS/s 6 b ADC in 0.18  $\mu$ m CMOS," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2003, vol. 1, pp. 322–497.
- [28] P. Scholtens and M. Vertregt, "A 6 bit 1.6 GS/s flash ADC in 0.18 $\mu$ m CMOS using averaging termination," in *IEEE ISSCC Dig. Tech.Papers*, Feb. 2002, vol. 1, pp. 168–457.